Comment by kevin_thibedeau

2 days ago

VHDL was designed for specification. Verilog is the one with the warts from its simulator heritage.

0 comments