Comment by floorsthelimit

10 hours ago

Sorry I was referring to the internal bidirectional ring between all of the cores. Cache != external ddr!

0 comments