Comment by timschmidt

Routing signals through PCB vias requires greater voltage and has lower available bandwidth than silicon-to-silicon bridges. AMD's first generation of cache dies bonded to the top of the CPU, but their second generation bonded to the CPU's bottom which improved cooling for the fast logic on top. Similarly, HBM under logic would be ideal.